熱門搜尋
| 分類(單選) |
顯示所有篩選
|
|---|---|
| 配送方式(可複選) | |
| 其他(可複選) |
搜尋結果共 6 筆, 頁數 1 / 1
- 列表
- 小圖
呈現:
|
Embedded System Design: Modeling, Synthesis and Verification
|
||
|
|
Specc: Specification Language and Methodology
|
||
|
|
High -- Level Synthesis: Introduction to Chip and System Design
|
||
|
Embedded System Design: Modeling, Synthesis and Verification
Embedded System Design: Modeling, Synthesis and Verification introduces a model-based approach to sy... more |
||
|
Specc: Specification Language and Methodology
For the near future, the recent predictions and roadmaps of silicon semiconductor technology all agr... more |
||
|
High-Level Synthesis: Introduction to Chip and System Design
Research on high-level synthesis started over twenty years ago, but lower-level tools were not avail... more |
